

# UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/602,227	06/24/2003	Mohammad Nejad	BP 2512	1088
•••••	7590 01/18/2008 DDISON & MADVISON		EXAMINER	
GARLICK HARRISON & MARKISON P.O. BOX 160727		SINKANTARAKORN, PAWARIS		
AUSTIN, TX 7	78716-0727		ART UNIT PAPER NUMBER	
	•		2616	
			MAIL DATE	DELIVERY MODE
			01/18/2008	PAPER

Please find below and/or attached an Office communication concerning this application or proceeding.

The time period for reply, if any, is set in the attached communication.

		Application No.	Applicant(s)				
Office Action Summary		10/602,227	NEJAD ET AL.				
		Examiner	Art Unit				
		Pao Sinkantarakorn	2616				
Period fo	The MAILING DATE of this communication app or Reply	pears on the cover sheet with the c	orrespondence address				
WHIC - Exter after - If NC - Failu Any r	ORTENED STATUTORY PERIOD FOR REPLY CHEVER IS LONGER, FROM THE MAILING DANSIONS of time may be available under the provisions of 37 CFR 1.13 SIX (6) MONTHS from the mailing date of this communication. period for reply is specified above, the maximum statutory period vere to reply within the set or extended period for reply will, by statute reply received by the Office later than three months after the mailing and patent term adjustment. See 37 CFR 1.704(b).	ATE OF THIS COMMUNICATION 36(a). In no event, however, may a reply be tim will apply and will expire SIX (6) MONTHS from the cause the application to become ABANDONE	N. nely filed the mailing date of this communication. D (35 U.S.C. § 133).				
Status							
1)🖾	Responsive to communication(s) filed on <u>06 N</u>	ovember 2007.					
2a)□		action is non-final.					
3)□	, <del></del> -						
	closed in accordance with the practice under E	Ex parte Quayle, 1935 C.D. 11, 45	3 O.G. 213.				
Dispositi	on of Claims						
4)🛛	☑ Claim(s) <u>1-42</u> is/are pending in the application.						
	4a) Of the above claim(s) is/are withdrawn from consideration.						
5)□	• ' ' ' ' ' ' ' ' ' ' ' ' ' ' ' ' ' ' '						
6)🖂	_						
7)🛛							
8)□	Claim(s) are subject to restriction and/o	r election requirement.					
Applicati	on Papers .						
9) 🗀	The specification is objected to by the Examine	r.					
•	The drawing(s) filed on is/are: a) acc		Examiner.				
,	Applicant may not request that any objection to the						
	Replacement drawing sheet(s) including the correct						
11)	The oath or declaration is objected to by the Ex	- · · · · · · · · · · · · · · · · · · ·					
Priority ι	ınder 35 U.S.C. § 119						
•	Acknowledgment is made of a claim for foreign ☐ All b)☐ Some * c)☐ None of:	priority under 35 U.S.C. § 119(a)	-(d) or (f).				
	1. Certified copies of the priority documents	s have been received.					
	2. Certified copies of the priority documents	s have been received in Application	on No				
	3. Copies of the certified copies of the prior	rity documents have been receive	ed in this National Stage				
	application from the International Bureau	ı (PCT Rule 17.2(a)).					
* See the attached detailed Office action for a list of the certified copies not received.							
	•						
Attachmen	(e)						
_	e of References Cited (PTO-892)	4) Interview Summary	(PTO-413)				
2) 🔲 Notic	e of Draftsperson's Patent Drawing Review (PTO-948)	Paper No(s)/Mail Da	ite				
	nation Disclosure Statement(s) (PTO/SB/08) r No(s)/Mail Date	5) ☐ Notice of Informal P 6) ☐ Other:	atent Application				
. upe			·				

10/602,227 Art Unit: 2616

#### **DETAILED ACTION**

## Response to Arguments

- 1. Applicant's arguments with respect to claims 1-5, 9, 11, 12, 14-18, 22, 24, 27, 29-32,38, and 41 have been considered but are moot in view of the new ground(s) of rejection.
- 2. Claims 1-42 are currently pending in the application.

### Continued Examination Under 37 CFR 1.114

3. A request for continued examination under 37 CFR 1.114, including the fee set forth in 37 CFR 1.17(e), was filed in this application after final rejection. Since this application is eligible for continued examination under 37 CFR 1.114, and the fee set forth in 37 CFR 1.17(e) has been timely paid, the finality of the previous Office action has been withdrawn pursuant to 37 CFR 1.114. Applicant's submission filed on 11/6/2007 has been entered.

# Claim Rejections - 35 USC § 103

1. This application currently names joint inventors. In considering patentability of the claims under 35 U.S.C. 103(a), the examiner presumes that the subject matter of the various claims was commonly owned at the time any inventions covered therein were made absent any evidence to the contrary. Applicant is advised of the obligation under 37 CFR 1.56 to point out the inventor and invention dates of each claim that was not commonly owned at the time a later invention was made in order for the examiner to

10/602,227 Art Unit: 2616

consider the applicability of 35 U.S.C. 103(c) and potential 35 U.S.C. 102(e), (f) or (g) prior art under 35 U.S.C. 103(a).

- 2. The factual inquiries set forth in *Graham* v. *John Deere Co.*, 383 U.S. 1, 148 USPQ 459 (1966), that are applied for establishing a background for determining obviousness under 35 U.S.C. 103(a) are summarized as follows:
  - 1. Determining the scope and contents of the prior art.
  - 2. Ascertaining the differences between the prior art and the claims at issue.
  - 3. Resolving the level of ordinary skill in the pertinent art.
  - 4. Considering objective evidence present in the application indicating obviousness or nonobviousness.
- 3. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
  - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 4. Claim 1-5, 9, 11, 14-18, 22, 24, 27, 29-32, 38, and 41 are rejected under 35 U.S.C. 103(a) as being unpatentable over Hiramoto et al. (US 6,657,953) in view of Chen et al. (newly cited US 5,940,456).

Hiramoto et al. disclose, **regarding claims 1, 14, 27, 41**, an upstream multiplexing integrated circuit within a multistage bit stream multiplexer/a method (see column 4 line 1) comprising:

a second multiplexing integrated circuit that receives the second plurality of bit streams and that outputs at least one high-speed bit stream at a line bit rate that exceeds the second bit rate (see Figure 2 and column 5 line 66 – column 6 line 4,

multiplexing between DS3 signal and DS1 signal, wherein the DS1 signal has the speed lower than that of the DS3 signal);

a clock circuit (see Figure 2 reference numeral 17), wherein the clock circuit generates a clock based upon a reference clock signal selectable from a plurality of inputs (see Figure 2 reference numeral 17-2 and column 13 lines 12-17), wherein the inputs include a reverse transmit clock generated by the second multiplexing integrated circuit (see figure 2 and Figure 14, a line starting from Loopback Control Unit and ending at the clock selector circuit in the Clock Generation Unit, the loopback signal is used to adjust the clock circuit).

Hiramoto et al. disclose all the claimed limitations except the first stage of multiplexing circuit and the clock circuit generates a forward transmit clock for use by the first multiplexing integrated circuit in producing the second plurality of bit streams. The invention of Chen et al. from the same or similar fields of endeavor discloses a multistage multiplexer, wherein the first multiplexing circuit receives the first plurality of inputs at a first bit rate and that produces a second plurality of bit streams at a second bit rate (see column 5 line 58 – column 6 line 17, multiplexers 502-505 receives E1 signals, then multiplexes to E2 signals), wherein the first plurality of bit streams are greater in number than the second plurality of bit streams are in number (see Figure 4, 4 input signals and 1 output signal from each multiplexer 502-505), and wherein the first bit rate is less than the second bit rate (see column 1 lines 50-56, E1 rate is lower than E2 rate) and the clock circuit generates a forward transmit clock for use by the first

10/602,227 Art Unit: 2616

multiplexing integrated circuit in producing the second plurality of bit streams (see column 6 lines 10-14).

Thus, it would have been obvious to the person of ordinary skill in the art to implement the first stage of the multiplexing circuit as taught by Chen et al. into the multiplexing circuit of Hiramoto et al. by implementing a first stage multiplexing circuit.

The motivation for implementing the first stage of the multiplexing circuit into the multiplexing circuit is that it allows the circuit to convert the rate from a lower rate to a high-speed bit stream. A 2-stage multiplexing circuit allows the input rate to be DS0 rate, and the output rate to be DS3 rate, instead of DS0 rate to DS1 rate of 1-stage multiplexing circuit.

Hiramoto et al. in view of Chen et al. disclose, **regarding claims 2, 15, 29**, disclose all the subject matter of the claimed limitations except a communication ASIC from which the first multiplexing integrated circuit receives the first plurality of bit streams; and a media interface that receives the at least one high-speed bit stream and produces a media output. However, it is well known to the person of ordinary skill in the art to have a multiplexing circuit receive plurality of input signals from a signal source, such as ASIC, and produce output streams to be transmitted to a media interface to produce a media output.

Thus, it would have been obvious to the person of ordinary skill in the art to implement a multiplexing circuit, wherein the signal source is a communication ASIC, and the output signals are transmitted to the media interface to produce a media output into the multistage multiplexing circuit of as taught by Hiramto et al. in view of Grave.

The motivation for implementing a multiplexing circuit, wherein the signal source is a communication ASIC, and the output signals are transmitted to the media interface to produce a media output is that ASIC provides better performance for media transmission.

Regarding claims 3, 16, 30, wherein the plurality of inputs further comprises an external oscillator output (see column 4 lines 30-32);

regarding claims 4, 17, 31, wherein the plurality of inputs further comprises a voltage controlled oscillator output (see figure 2 reference numeral 17-3);

regarding claims 5, 18, 32, wherein the reference clock signal is selected based upon a clock selector input (see figure 2 reference numeral 17-2);

regarding claims 9, 22, wherein the forward transmit clock is a source centered doube data rate clock with respect to each of the plurality of second bit streams (see column 13 lines 19-21, VCXO is used to oscillate the forward transmit clock)

regarding claims 11, 24, 38, wherein the first multiplexing integrated circuit generates the reverse clock based on an external oscillator reference clock (see column 13 lines 19-25).

regarding claim 12, wherein the first multiplexing integrated circuit further comprises a phase detector that receives a first input from a loop timing circuit and a second input from one of the plurality of inputs (see column 13 lines 22-26).

10/602,227 Art Unit: 2616 Page 7

## Claim Rejections - 35 USC § 103

- 5. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
  - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 6. Claims 13 and 26 are rejected under 35 U.S.C. 103(a) as being unpatentable over Hiramoto et al. in view of Chen et al. as applied to claim 1 above, and further in view of Metz et al. (US 4,360,912).

Hiramoto et al. in view of Chen et al. disclose all the subject matter of the claimed limitations except the first multiplexing integrated circuit comprises integrated circuits formed on a silicon substrate and the second multiplexing integrated circuit comprises a substrate selected from the group consisting of InP, SiGe, GaN, GaAs, and Si.

However, Metz et al. from the same or similar fields of endeavor disclose a multiplexer which is comprised of CMOS parts (see column 6 lines 38-41, CMOS is comprised of Silicon Si).

Thus, it would have been obvious to the person of ordinary skill in the art to use a multiplexer that is comprised of CMOS parts as taught by Metz et al. in the multistage multiplexing integrated circuit of Hiramoto et al. in view of Chen et al.

The motivation for using a multiplexer that is comprised of CMOS parts is that CMOS multiplexer makes a faster circuit and less capacitiance.

## Allowable Subject Matter

- 7. Claims 6-8, 28, 33- 36, and 39-40 are objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims.
- 8. Claims 10, 19-21, 23, 25, 37, and 42 would be allowable if rewritten to overcome the rejection(s) under 35 U.S.C. 112, 2nd paragraph, set forth in this Office action and to include all of the limitations of the base claim and any intervening claims.

#### Conclusion

9. Examiner's Note: Examiner has cited particular columns and line numbers in the references applied to the claims above for the convenience of the applicant. Although the specified citations are representative of the teachings of the art and are applied to specific limitations within the individual claim, other passages and figures may apply as well. It is respectfully requested from the applicant in preparing responses, to fully consider the references in entirety as potentially teaching all or part of the claimed invention, as well as the context of the passage as taught by the prior art or disclosed by the Examiner.

In the case of amending the claimed invention, Applicant is respectfully requested to indicate the portion(s) of the specification which dictate(s) the structure relied on for proper interpretation and also to verify and ascertain the metes and bounds of the claimed invention.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Pao Sinkantarakorn whose telephone number is 571-270-1424. The examiner can normally be reached on Monday-Thursday 9:00am-3:00pm EST.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Ricky Ngo can be reached on 571-272-3139. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

PS 2

SUPERVISORY PATENT EXAMINER